Generating VHDL Source Code from UML Models of Embedded Systems

Tomás G. Moreira; Marco A. Wehrmeister; Carlos Eduardo Pereira; Jean-François Pétin; Éric Levrat

doi:10.1007/978-3-642-15234-4_13

ScienceGate Book Chapters

BOOK-CHAPTER

Generating VHDL Source Code from UML Models of Embedded Systems

Tomás G. Moreira Marco A. Wehrmeister Carlos Eduardo Pereira Jean-François Pétin Éric Levrat

Year: 2010 IFIP International Federation for Information Processing/IFIP Pages: 125-136 Publisher: Springer Science+Business Media

DOI: 10.1007/978-3-642-15234-4_13

Get Full-Text PDF Get Analytical Report

Keywords:

VHDL Computer science Code generation Unified Modeling Language Programming language Applications of UML UML tool Source code Software engineering Abstraction Embedded system Software Operating system Field-programmable gate array Key (lock)

Metrics

Cited By

0.95

FWCI (Field Weighted Citation Impact)

Refs

0.69

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Citation History

Topics

Model-Driven Software Engineering Techniques

Physical Sciences → Computer Science → Software

Real-Time Systems Scheduling

Physical Sciences → Computer Science → Hardware and Architecture

Advanced Software Engineering Methodologies

Physical Sciences → Computer Science → Artificial Intelligence

Generating VHDL Source Code from UML Models of Embedded Systems

Metrics

Citation History

Topics

Related Documents

Generating VHDL Code from LOTOS Descriptions

Automatic code generation for embedded systems: From UML specifications to VHDL code

Generating Reliable Code from Hybrid-Systems Models

Generating VHDL models from natural language descriptions

On Generating Security Implementations from Models of Embedded Systems