Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs
Abstract
We fabricated and characterized new ambipolar silicon nanowire (SiNW) FET transistors featuring two independent gate-all-around electrodes and vertically stacked SiNW channels. One gate electrode enables dynamic configuration of the device polarity (n or p-type), while the other switches on/off the device. Measurement results on silicon show I on /I off > 10 6 and S ≈ 64mV/dec (70mV/dec) for p(n)-type operation in the same device. We show that XOR operation is embedded in the device characteristic, and we demonstrate for the first time a fully functional 2-transistor XOR gate.
Metrics
Citation History
Topics
Related Documents
Top–Down Fabrication of Gate-All-Around Vertically Stacked Silicon Nanowire FETs With Controllable Polarity
Michele De MarchiDavide SacchettoJian ZhangStefano FrachePierre‐Emmanuel GaillardonYusuf LeblebiciGiovanni De Micheli
Vertically-Stacked Double-Gate Nanowire FETs with Controllable Polarity: From Devices to Regular ASICs
Pierre‐Emmanuel GaillardonLuca AmarùShashikanth BobbaMichele De MarchiDavide SacchettoYusuf LeblebiciGiovanni De Micheli
Configurable Logic Gates Using Polarity-Controlled Silicon Nanowire Gate-All-Around FETs
Michele De MarchiJian ZhangStefano FracheDavide SacchettoPierre‐Emmanuel GaillardonYusuf LeblebiciGiovanni De Micheli
A Novel Fabrication of Vertically Stacked Gate-all-around Silicon Nanowire Arrays
Lingkuan MengQiuxia XuYan Jiang
First demonstration of vertically-stacked Gate-All-Around highly-strained Germanium nanowire p-FETs
E. CapogrecoLiesbeth WittersHiroaki ArimuraFarid SebaaiClément PorretAndriy HikavyyRoger LooAlexey MileninGeert EnemanPaola FaviaH. BenderKurt WostynE. Dentoni LittaAndreas SchulzeC. VranckenA. OpdebeeckJérôme MitardR. LangerFrank HolsteynsNiamh WaldronK. BarlaV. De HeynD. MocutaNadine Collaert