JOURNAL ARTICLE
CMOS 0.18-μm integrated power amplifier for UWB systems
Abstract
A two-stage power amplifier for UWB systems transmitter was designed and simulated for implementing in standard 0.18-mum CMOS technology. Using cascode scheme and original biasing architecture allows to decrease a number of on-chip inductors and capacitors and simplify amplifier schematic. Amplifier can deliver 30 mW of output power with 48% efficiency in 4-5 GHz bandwidth with 1.8 supply voltage.
Keywords:
CMOS Amplifier Electrical engineering Cascode Schematic RF power amplifier Capacitor Electronic engineering Inductor Direct-coupled amplifier Power-added efficiency Transmitter Operational amplifier Computer science Engineering Voltage Channel (broadcasting)
Metrics
5
Cited By
0.00
FWCI (Field Weighted Citation Impact)
4
Refs
0.09
Citation Normalized Percentile
Is in top 1%
Is in top 10%
Citation History
Topics
Radio Frequency Integrated Circuit Design
Physical Sciences → Engineering → Electrical and Electronic Engineering
Advanced Power Amplifier Design
Physical Sciences → Engineering → Electrical and Electronic Engineering
Gyrotron and Vacuum Electronics Research
Physical Sciences → Physics and Astronomy → Atomic and Molecular Physics, and Optics
Related Documents
JOURNAL ARTICLE
A K-band compact fully integrated transformer power amplifier in 0.18-μm CMOS
Che-Chung KuoYu-Hsuan LinHsin‐Chia LuHuei Wang
Year: 2013 Vol: 19 Pages: 597-599
JOURNAL ARTICLE
45.6-GHz matrix distributed amplifier in 0.18-μm CMOS
Tai‐Yuan ChenJun‐Chau ChienLiang-Hung Lu
Year: 2006 Pages: 118-121
JOURNAL ARTICLE
Shunt-feedback transimpedance amplifier in 0.18μm CMOS technology
Mohammad Arif Sobhan BhuiyanMamun Bin Ibne Reaz
Year: 2013 Vol: 2 Pages: 687-690
JOURNAL ARTICLE
A 3.5gbit/s post-amplifier in 0.18μm CMOS
Carolien HermansMichiel Steyaert
Year: 2005 Pages: 431-434
JOURNAL ARTICLE
0.18μm CMOS limiting amplifier for 10Gb/s optical receiver
Fuhai ShangPeng MiaoLing TianYingmei ChenYong Tak LeeBongKyu Jeong
Year: 2012 Pages: 1-3