JOURNAL ARTICLE

An Experimental Analog VLSI Neural Chip with On-Chip Back-Propagation Learning

Abstract

An experimental analog VLSI neural chip is presented. The chip integrates 4 neurons and 32 synapses organized in a Single Layer Perceptron architecture with 8 inputs and 4 outputs. The neural computational units (neurons and synapses) feature on-chip learning capabilities following the Back-Propagation algorithm. The operation of the neural circuitry is fully analog. The chip has been fabricated through EUROCHIP using the standard ES2 1.5 μm CMOS N-well technology.

Keywords:
Very-large-scale integration Chip CMOS Artificial neural network Computer science Perceptron Multilayer perceptron Feature (linguistics) Electronic engineering Backpropagation Artificial intelligence Embedded system Engineering Telecommunications

Metrics

8
Cited By
2.20
FWCI (Field Weighted Citation Impact)
38
Refs
0.87
Citation Normalized Percentile
Is in top 1%
Is in top 10%

Topics

Neural Networks and Applications
Physical Sciences →  Computer Science →  Artificial Intelligence
Advanced Memory and Neural Computing
Physical Sciences →  Engineering →  Electrical and Electronic Engineering
Analog and Mixed-Signal Circuit Design
Physical Sciences →  Engineering →  Biomedical Engineering

Related Documents

JOURNAL ARTICLE

An experimental analog VLSI neural network with on-chip back-propagation learning

Maurizio ValleDaniele D. CavigliaG. R. Bisio

Journal:   Analog Integrated Circuits and Signal Processing Year: 1996 Vol: 9 (3)
JOURNAL ARTICLE

An analog VLSI neural network with on-chip perturbation learning

A.J. MontalvoR.S. GyurcsikJ.J. Paulos

Journal:   IEEE Journal of Solid-State Circuits Year: 1997 Vol: 32 (4)Pages: 535-543
JOURNAL ARTICLE

Analog VLSI Implementation of Artificial Neural Networks with Supervised On-Chip Learning

Maurizio Valle

Journal:   Analog Integrated Circuits and Signal Processing Year: 2002 Vol: 33 (3)Pages: 263-287
© 2026 ScienceGate Book Chapters — All rights reserved.