A parallel co-processor architecture for block cipher processing

Abstract

Based on analyzing the operation character of block ciphers, we set forth a solution for efficient cryptographic processing, and put forward a parallel co-processor architecture for block ciphers , which supports word and sub-word parallel processing, and its micro realization is schemed out too. The design gives attention to two aspects which is flexibility and high performance, including consummate control capability, efficient operation capability, and reconfigurable cipher process capability. Finally, in synthesis, the design is fabricated on 0.18um CMOS cells through design compiler tool, and the performance of this co-processor is compared to other hardware/software implementation.