Abstract

This paper represents a multi-standard PAL/NTSC video encoder for digital TV and multimedia applications. The encoder is a mixed signal integrated circuit consisting of a digital modulator and a triple 10-bit 27-MHz digital to analog converter. The measured differential nonlinearity (DNL) and integral nonlinearity (INL) are ±0.7 LSB and ±0.35 LSB, respectively. Total chip area is 1.47 mm 2 ; total power dissipation is 89 mW. The circuit has been fabricated using a standard 0.18 μm CMOS process.

Keywords:
NTSC Encoder Least significant bit Chip Computer science CMOS Differential nonlinearity SIGNAL (programming language) Computer hardware Electronic engineering Electrical engineering High-definition television Telecommunications Engineering

Metrics

0
Cited By
0.00
FWCI (Field Weighted Citation Impact)
1
Refs
0.08
Citation Normalized Percentile
Is in top 1%
Is in top 10%

Topics

Analog and Mixed-Signal Circuit Design
Physical Sciences →  Engineering →  Biomedical Engineering
Advancements in PLL and VCO Technologies
Physical Sciences →  Engineering →  Electrical and Electronic Engineering
Radio Frequency Integrated Circuit Design
Physical Sciences →  Engineering →  Electrical and Electronic Engineering

Related Documents

JOURNAL ARTICLE

A PAL/NTSC mixed signal video encoder with enhanced feature-set

Visser TroyJeanette E. PurcellMatthew Cotter

Journal:   Asian Journal of Transfusion Science Year: 1999 Vol: 9 (2)Pages: 173-6
JOURNAL ARTICLE

Design of multi-standard NTSC/PAL video encoder

Bongsoon KangJuhyun KimHoon-Gee Yang

Journal:   Current Applied Physics Year: 2003 Vol: 4 (1)Pages: 37-42
JOURNAL ARTICLE

A low cost, general purpose S-video, PAL/NTSC encoder

G.W. PerkinsK.W. Clayton

Journal:   IEEE Transactions on Consumer Electronics Year: 1992 Vol: 38 (3)Pages: 512-517
© 2026 ScienceGate Book Chapters — All rights reserved.