BOOK-CHAPTER
Formal specification and verification of VHDL
Year: 1996 Lecture notes in computer science Pages: 310-326 Publisher: Springer Science+Business Media
Keywords:
Computer science VHDL Programming language Formal verification Simple (philosophy) Formal methods State (computer science) Computer architecture Embedded system Field-programmable gate array
Metrics
11
Cited By
3.29
FWCI (Field Weighted Citation Impact)
3
Refs
0.92
Citation Normalized Percentile
Is in top 1%
Is in top 10%
Citation History
Topics
Formal Methods in Verification
Physical Sciences → Computer Science → Computational Theory and Mathematics
Security and Verification in Computing
Physical Sciences → Computer Science → Artificial Intelligence
Logic, programming, and type systems
Physical Sciences → Computer Science → Artificial Intelligence
Related Documents
JOURNAL ARTICLE
Formal specification in VHDL for hardware verification
Journal: Proceedings Design, Automation and Test in Europe Year: 2002 Pages: 257-263
JOURNAL ARTICLE
Formal specification in VHDL for hardware verification
Ralf ReetzKlaus SchneiderThomas Kröpf
Year: 1998 Pages: 257-265
BOOK-CHAPTER
Formal Specification and Verification of Transfer-protocols for system-design in VHDL
Olaf DrögehornHeinz-Dieter HümmerWalter Geisselhardt
Year: 2001 Pages: 295-306
BOOK-CHAPTER
Formal specification and verification
Association for Computing Machinery eBooks Year: 2019