Jun CaoAfshin MomtazK. VakilianM. GreenDoyoung ChungKeh-Chee JenM. CaresosaBenjamin Yue Hao TanIchiro FujimoriA. Hairapetian
A fully integrated OC-192 multi-rate (9.95Gb/s-10.71Gb/s) receiver uses standard 0.18/spl mu/m CMOS. The circuit consists of an input amplifier, CDR, 1:16 demux and 18 LVDS drivers. The chip exceeds SONET jitter tolerance spec by >100%. Recovered 10Gb/s clock jitter is <4mUl(rms). The input sensitivity is <50mV with 870mW at 1.8V.
Jun CaoAfshin MomtazK. VakilianM. GreenDoyoung ChungKeh-Chee JenM. CaresosaBen TanIchiro FujimoriA. Hairapetian
M.M. GreenAfshin MomtazK. VakilianXin WangKeh-Chee JenDoyoung ChungJun CaoM. CaresosaA. HairapetianIchiro FujimoriYijun Cai
Jiji CaoM. GreenAfshin MomtazK. VakilianDoyoung ChungKeh-Chee JenM. CaresosaX. WangWeeguan TanYijun CaiL. FujimoriA. Hairapetian
M.M. GreenAfshin MomtazK. VakilianXin WangKeh-Chee JenDoyoung ChungJun CaoM. CaresosaA. HairapetianIchiro FujimoriYijun Cai
Danilo ManstrettaR. CastelloF. GattaPaolo RossiFrancesco Svelto