Dynamic Reconfiguration in JPEG2000 Hardware Architecture

Ali Ahmadinia; Hernando Fernandez-Canque; Roberto Ramírez-Íñiguez

doi:10.1007/978-3-642-23854-3_48

ScienceGate Book Chapters

BOOK-CHAPTER

Dynamic Reconfiguration in JPEG2000 Hardware Architecture

Ali Ahmadinia Hernando Fernandez-Canque Roberto Ramírez-Íñiguez

Year: 2011 Lecture notes in computer science Pages: 453-461 Publisher: Springer Science+Business Media

DOI: 10.1007/978-3-642-23854-3_48

Get Full-Text PDF Get Analytical Report

Keywords:

Control reconfiguration Computer science Field-programmable gate array Reconfigurable computing JPEG 2000 Embedded system Flexibility (engineering) Exploit Frame (networking) Computer hardware Computer architecture Frame rate Image compression Image processing Image (mathematics) Computer network Artificial intelligence

Metrics

Cited By

0.45

FWCI (Field Weighted Citation Impact)

Refs

0.63

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Citation History

Topics

Embedded Systems Design Techniques

Physical Sciences → Computer Science → Hardware and Architecture

Advanced Data Compression Techniques

Physical Sciences → Computer Science → Computer Vision and Pattern Recognition

Dynamic Reconfiguration in JPEG2000 Hardware Architecture

Metrics

Citation History

Topics

Related Documents

An adaptive hardware machine architecture and compiler for dynamic processor reconfiguration

Self-adaptive hardware architecture with parallel processing capabilities and dynamic reconfiguration

Instinct-driven dynamic hardware reconfiguration

Dynamic application reconfiguration on heterogeneous hardware

Implementation of JPEG2000 arithmetic decoder using dynamic reconfiguration of FPGA