Bit-level pipelined digit serial GF(2/sup m/) multiplier

Abstract

A low latency digit serial multiplier for GF(2/sup m/) that can be pipelined to the bit-level is presented in this paper. Unlike existing structures, the new multiplier does not put any restriction on the type of generator polynomial used or the digit size. Furthermore, the latency of the new multiplier is significantly less than the latency of the existing bit-level pipelined digit-serial multiplier.