BOOK-CHAPTER

Design of High Performance MIPS Cryptography Processor

Kirat Pal SinghShivani ParmarDilip Kumar

Year: 2013 Lecture notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering Pages: 778-793
Keywords:
Advanced Encryption Standard Computer science Encryption Pipeline (software) Embedded system Clock gating Cryptography Clock rate Processor design Reduced instruction set computing Computer hardware Instruction set Clock signal Clock skew Operating system

Metrics

5
Cited By
1.32
FWCI (Field Weighted Citation Impact)
17
Refs
0.80
Citation Normalized Percentile
Is in top 1%
Is in top 10%

Citation History

Topics

Cryptographic Implementations and Security
Physical Sciences →  Computer Science →  Artificial Intelligence
Coding theory and cryptography
Physical Sciences →  Computer Science →  Artificial Intelligence
Chaos-based Image/Signal Encryption
Physical Sciences →  Computer Science →  Computer Vision and Pattern Recognition

Related Documents

JOURNAL ARTICLE

Design of High Performance MIPS Cryptography Processor

Kirat Pal SinghShivani ParmarDilip Kumar

Journal:   SSRN Electronic Journal Year: 2013
JOURNAL ARTICLE

Design of High Performance MIPS Cryptography Processor Based on T-DES Algorithm

Kirat Pal SinghShivani Parmar

Journal:   arXiv (Cornell University) Year: 2015 Vol: 1 (3)Pages: 1-6
JOURNAL ARTICLE

Design Of High Performance Mips-32 Pipeline Processor

Dilip KumarKirat Pal Singh

Journal:   Zenodo (CERN European Organization for Nuclear Research) Year: 2012 Vol: 1 Pages: 76-82
BOOK-CHAPTER

ASIC Design of High-Performance MIPS Processor Using Aprisa

Naga Surya Manikanta TallaPrakash Kodali

Lecture notes in electrical engineering Year: 2024 Pages: 447-455
© 2026 ScienceGate Book Chapters — All rights reserved.